A Wideband DDS Module for High-Speed Frequency Synthesizer
نویسندگان
چکیده
منابع مشابه
A wideband digital frequency synthesizer
I I I I / With the rapid advance in CMOS technology. the trend.of the VLSI then towards system-on-chip (SOC) where design methodology. cost. and turnaround time are major issues. Concepts of intellectual property (IP) are then proposed to fit for SOC designs. Based on a DFS controller IP [4]. a wideband digital frequency synthesizer (DFS) is proposed to fit in with the wireless LAN applications...
متن کاملFH-SS DDS-PLL based Frequency Synthesizer
A scheme of frequency hopping spread spectrum (FHSS) frequency synthesizer suitable for synthesis of radio-frequency (RF) carrier signal in very high frequency (VHF) band is proposed, implemented and tested. The synthesizer is based on the direct digital frequency synthesis (DDFS or DDS) and phase locked loop (PLL) with dynamic monitoring of varicap’s voltage to reduce switching time. The resul...
متن کاملA 1.35 GHz CMOS wideband frequency synthesizer for mobile communications
The design and simulation of a 1.35 GHz fully integrated CMOS frequency synthesizer for a double band receiver is presented. The proposed synthesizer is based in a wide-band PLL topology with a high reference frequency. This approach allows obtaining low phase noise, fast switching time, a low divider ratio and a reduction in the total chip area. Besides, the use of a novel charge-pump circuit ...
متن کاملImplementation of a Programmable High Speed Divider for a 2.4 Ghz Cmos Integer-n Frequency Synthesizer
The implementation of a programmable high speed divider for a CMOS Frequency Synthesizer, using 0.35 μm CMOS technology, is described. The Frequency Synthesizer is part of a RF transceiver to work in the 2.4 GHz ISM (Industrial, Scientific and Medicine) band. The programmable divider employs: a divide-by-32/33 dual-modulus prescaler composed by a divide-by-4/5 synchronous counter, using the Ext...
متن کاملA 2.9mW ADPLL-BASED FREQUENCY SYNTHESIZER FOR HIGH SPEED CLOCK GENERATION
The cores of the ADPLL-based frequency synthesizer are digital controlled oscillator (DCO) and phase frequency detector (PFD). A modified digitally controlled delay element (DCDE) with characteristics of its monotonicity and insensitivity to PVT variations is presented for the DCO design. We also proposed a new PFD architecture that can finish phase and frequency comparison and adjustment in on...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The Journal of Korean Institute of Electromagnetic Engineering and Science
سال: 2014
ISSN: 1226-3133
DOI: 10.5515/kjkiees.2014.25.12.1243